


Title	Organic nonvolatile memory transistors based on fullerene and an electron-trapping polymer
Author(s)	Dao, Toan Thanh; Matsushima, Toshinori; Murata, Hideyuki
Citation	Organic Electronics, 13(11): 2709-2715
Issue Date	2012-08-13
Type	Journal Article
Text version	author
URL	http://hdl.handle.net/10119/10871
Rights	NOTICE: This is the author's version of a work accepted for publication by Elsevier. Toan Thanh Dao, Toshinori Matsushima, and Hideyuki Murata, Organic Electronics, 13(11), 2012, 2709-2715, http://dx.doi.org/10.1016/j.orgel.2012.07.041
Description	

Highlights

- We report organic *n*-type nonvolatile memory transistors based on a fullerene (C₆₀) semiconductor and an electron-trapping polymer.
- The memory transistor can be programmed/erased by applying relatively low gate voltage pulses of 50/−45 V.
- The memory transistor shows a memory window of 10 V, a memory on/off ratio of 10⁵, and a retention time over 10⁵ s.
- The memory effect originates from trapping and detrapping electrons at a CYTOP/SiO₂ interface.

Graphical Abstract



Organic nonvolatile memory transistors based on fullerene and an electron-trapping polymer

Toan Thanh Dao,^{a,b} Toshinori Matsushima,^a and Hideyuki Murata^{a*}

^a*Japan Advanced Institute of Science and Technology, 1-1 Asahidai, Nomi, Ishikawa, Japan*

^b*University of Transport and Communications, Dong Da, Hanoi, Vietnam*

ABSTRACT

We report for the first time organic *n*-type nonvolatile memory transistors based on a fullerene (C₆₀) semiconductor and an electron-trapping polymer, poly(perfluoroalkenyl vinyl ether) (CYTOP). The transistors with a Si⁺⁺/SiO₂/CYTOP/C₆₀/Al structure show good *n*-type transistor performance with a threshold voltage (V_{th}) of 2.8 V and an electron mobility of 0.4 cm² V⁻¹ s⁻¹. Applying gate voltages of 50 or -45 V for about 0.1 s to the devices induces the reversible shifts in their transfer characteristics, which results in a large memory window (ΔV_{th}) of 10 V. A memory on/off ratio of 10⁵ at a small reading voltage below 5 V and a retention time greater than 10⁵ s are achieved. The memory effect in the transistor is ascribed to electrons trapped at the CYTOP/SiO₂ interface. Because of the use of high-electron-mobility C₆₀, the switching voltages of our memory transistors become significantly lower than those of conventional memory transistors based on pentacene.

* Corresponding author. Tel.: +81 761 51 1531; fax: +81 761 51 1149

E-mail address: murata-h@jaist.ac.jp (H. Murata)

Keywords:

Fullerene transistor

Nonvolatile memory transistor

Floating-gate effect

Electron-trapping polymer

1. Introduction

Electronics using organic materials has rapidly grown due to their unique and attractive features including mechanical flexibility, low-cost and low temperature manufacturing, which are suitable for large area fabrication [1–10]. Various types of organic electronic device, such as organic solar cells [1,2], organic light-emitting diodes [3,4], organic field-effect transistors (OFETs) [5,6], and organic integrated circuits [7,8], have been fabricated. Memory devices have received considerable attention because they can be used for data/code storage in electronic circuits and as radio frequency identification tags and microprocessors [9,10]. Memory effects can be observed in capacitor [11], resistor [12], and transistor [13] structures. Among these organic memories, transistor memories have gained considerable attention in recent years because they require the use of a single transistor structure, without loss of reading behavior; moreover, these memories can be easily embedded in integrated circuits [14–16]. The memory effects can be realized by using ferroelectric polymers such as poly (vinylidene fluoride/trifluoroethylene) [17,18]. Polarization/depolarization of the gate dielectrics would induce/deplete carriers in the transistor channel, corresponding to the logic states. However, it is hard to obtain long retention time from the devices reported thus far because of the rough surface and high leakage current of the gate ferroelectric film [15,17–19]. Another approach for constructing the organic memory transistors is to employ metals [19,20] or nanoparticles (NPs) [20,21] as floating gates. Under an external field, charges are injected and stored into the floating gate that is isolated by two insulators. Information can be presented via charge storage in the floating gate. However, fabrication of the inorganic floating gates requires vacuum

evaporation of metals or other complicated processes [19–21], which are not compatible for low cost manufacturing of organic memories.

Recently, electron-trapping polymers were demonstrated as substituted candidates for charge storage media. The memory transistors fabricated based on these materials exhibited high stability of data storage [23,24]. Moreover, because of the solution processability of these polymers, the memory devices based on them can be prepared by low-temperature fabrication; hence, the electron-trapping polymers offer promising applications in future electronic nonvolatile memory technologies. Structurally, an electron-trapping polymer is embedded as a second dielectric in a conventional pentacene transistor. Under the influence of an external field, mobile electrons are injected and captured in a thin layer of the electron-trapping polymer or at the interface between the two dielectrics [15]. The captured electrons are stable even after the electric field is removed, and this phenomenon is referred to as the nonvolatile memory effect. To release the trapped electrons, a reverse voltage must be applied to the device. Similar to the case of a floating-gate memory, charge trapping and detrapping at the trap sites modulate the conductivity of the transistor channel, resulting in different current levels. Therefore, the digital information can be encoded by the channel current levels. Baeg *et al.* fabricated a poly(α -methylstyrene) (P α MS)-based pentacene memory transistor with program/erase voltages of 200/–100 V [24]. Gue *et al.* fabricated polystyrene- or polymethylmethacrylate (PMMA)-based memory devices in which light-assisted programming and erasing processes were triggered at voltages of >40 V and –150 V, respectively [25]. Feng *et al.* observed a memory effect in transistors fabricated by dispersing nanostructured poly(9,9-dioctylfluorene) (PFO) in PMMA. However, a high voltage of 200 V and light illumination were required to function their memory

transistors [26]. In such reported memory transistors, either pentacene [24–26] or copper phthalocyanine (CuPc) [25] has been used as an electron-transport layer (ETL) for the programming or erasing process. Obviously, the common drawback of these structures is that electrons must move through the pentacene and CuPc films with very low electron mobility, which results in very large switching voltages [23–26]. For example, in pentacene-based OFETs, a field-effect electron mobility ($0.005 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$) is much lower than a field-effect hole mobility ($0.1 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$) [27]. For practical applications, the working voltages should be scaled down to the level as small as possible. Furthermore, the operation mechanism of the memory transistors has not yet been clarified, for example, the memory effect is attributed to charge trapping in the P α MS bulk or at the interface between P α MS and SiO₂ [15]. To further understand the operation mechanism, the roles of the bulk and the interface in the memory effect must be clarified.

Fullerene (C₆₀) has been widely used as a *n*-type semiconductor in OFETs [28] and as an ETL in organic electronics [29,30] due to its high electron mobility. An Al electrode is suitable for injecting electrons into C₆₀ because the work function of Al (4.3 eV) [12] is close to the lowest unoccupied molecular orbital (LUMO) level of C₆₀ (4.5 eV) [28,29]. Thus, the combination of Al and C₆₀ is ideal for reducing the working voltage and enhancing the performance of the memory devices with an electron-trapping polymer. However, an organic memory transistor using C₆₀ has never been reported.

In this article, we demonstrate *n*-type organic memory transistors based on the floating-gate-like effect that originates from electron trapping at the interface between a poly(perfluoroalkenyl vinyl ether) (CYTOP) thin film and SiO₂. In contrast to

conventional approaches where a *p*-type semiconductor is used as the ETL, the present approach involves the use of C₆₀ as the active layer and the CYTOP/SiO₂ interface as the electron-trapping site, and hence, the working voltages of the memory devices can be significantly reduced. A shift in transfer characteristics of the transistors could be reversibly controlled by the applications of the external gate fields. Programming/erasing processes were realized by applying gate pulse voltages of 50/−45 V. These switching voltages were much lower than those mentioned in previous reports [24–26]. The devices had a large memory window of 10 V (ΔV_{th} , defined as a difference in threshold voltage (V_{th}) between the programmed and erased states), a memory on/off ratio of 10⁵, and a retention time of >10⁵ s, indicating stable information storage in the memory devices. Additionally, analysis of the capacitance-voltage measurement of the metal-insulator-semiconductor capacitor using the layers of CYTOP/SiO₂ and C₆₀ revealed that the memory mechanism was ascribed to trapping/detrapping of electrons at the CYTOP/SiO₂ interface.

2. Experimental

Figure 1 shows a cross section and an optical image of the top view of the C₆₀ OFETs with a bottom-gate top-source/drain contact geometry as well as the chemical structures of C₆₀ and CYTOP. The memory transistor devices were fabricated on a heavily doped Si gate electrode (n⁺Si, resistivity: 1–100 Ω-cm) coated with a 50 nm SiO₂ dielectric layer. The silicon wafer was cleaned by ultrasonication (in acetone for 5 min, in detergent for 10 min, twice in pure water for 5 min, and in isopropanol for 10 min) and subjected to UV-O₃ treatment. A CYTOP electron-trapping layer (CTL-809 M, Asahi Glass) was spin-coated onto the gate dielectric at 2000 rpm for 60 s using a 0.5

wt% CYTOP solution (CT-Solv. 180) and dried at 100 °C for 2 h. All spin-coating and heating processes were carried out in a class 100 clean room environment. The thickness of the CYTOP layer was estimated to be ~10 nm by an atomic force microscope (AFM) (VN-8000, KEYENCE). A 50-nm-thick C₆₀ layer (Nanom purple SUH with purity of 99.9%, Frontier Carbon Corp., Japan) was thermally deposited onto the CYTOP layer through a shadow mask at a base pressure of 2×10^{-6} torr and a deposition rate of 0.1 nm s^{-1} . Al source-drain electrodes were formed by thermal evaporation at a deposition rate of 3 nm s^{-1} through a shadow mask under a pressure of 7×10^{-6} torr. The thickness of the Al electrodes was 70 nm. For comparison, the transistor devices without the CYTOP layer were also prepared. The channel length (L) and width (W) of all the devices were set at 75 and 5000 μm , respectively.

In order to examine current transport characteristics through the CYTOP thin film, a multilayer device with the structure of glass substrate/ITO (150 nm)/C₆₀ (50 nm)/CYTOP (10 nm)/C₆₀ (50 nm)/Al (70 nm) and a device without CYTOP were fabricated. All fabrication processes of the devices were set to be similar to those used for the organic memory transistors. The active area of the multilayer devices was 4 mm^2 .

Electrical measurements of the devices were performed using a Keithley 4200 semiconductor characterization system in a dry nitrogen atmosphere at room temperature in a dark probe station.

3. Results and Discussion

Figure 2 shows the typical electrical characteristics of the organic transistors. For the output behavior, the drain current (I_D) of the transistors increased at a positive gate voltage (V_G). In the linear region of the graph, I_D showed a linear increase at a low drain

voltage (V_D), implying efficient electron injection at the C_{60}/Al interface. Then, I_D saturated at a high V_D because the conducting channel was pinched off. These curves indicated that the transistor devices showed standard n -channel field-effect operation. The gate current (I_G) measured during the transfer characterization was very small, indicating negligible leakage current (Fig. 2b).

The field-effect electron mobility (μ) was calculated by fitting the $I_D^{0.5}$ versus V_G curves using the saturation-regime equation [31]:

$$I_{D,sat} = \frac{WC_i}{2L} \mu (V_G - V_{th})^2, \quad (1)$$

where $I_{D,sat}$ is the saturation drain current and C_i is the capacitance per unit area of the gate dielectric. C_i was estimated to be 50 nF cm^{-2} from the dielectric constants of the SiO_2 (3.9) and CYTOP (2.1) and their film thickness. The V_{th} value was determined from the intercept at $I_D^{0.5}=0$ in the plot of $I_D^{0.5}$ versus V_G (Fig. 2b). The estimated V_{th} , μ , and on/off current ratio were found to be 2.8 V, $0.4 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, and 6×10^4 , respectively, which were reasonable values for C_{60} OFETs [32,33]. The experimental results suggested that the presence of the electron-trapping polymer CYTOP does not affect the C_{60} OFET characteristics.

The programming and erasing characteristics of the memory transistors are shown in Figs. 3a and 3b. The transfer curve significantly shifted to a positive V_G region when a V_G of 50 V was applied for about 0.1 s, causing an increase in V_{th} from 2.8 to 12.8 V (programmed state). Subsequently, upon applying a reverse V_G of -45 V for about 0.1 s, the transfer curve returned to the initial position (erased state). In both cases, the source-drain electrodes were grounded. The direction of the transfer curve shift corresponding to the polarity of the applied voltages indicated trapping/detrapping of electrons in the

devices. The programming/erasing operation was repeatable many times. In addition, the I_G values observed during the programmed and erased states were not changed significantly (Fig. 2b), suggesting that there was no dielectric breakdown during the programming/erasing processes. The estimated ΔV_{th} was as large as 10 V (Fig. 3b), clearly indicating that the memory effect was pronounced in our memory transistors [22,24].

In our memory transistors, five possible mechanisms can be considered for the memory effect: (1) charge trapping at grain boundaries of C_{60} [34], (2) slow alignment of permanent dipole in the CYTOP bulk film, (3) charge trapping inside the CYTOP bulk, (4) charge trapping at the CYTOP/ C_{60} interface, and (5) charge trapping at the CYTOP/ SiO_2 interface [35]. By analyzing of the AFM topographic images of C_{60} films on SiO_2 and CYTOP, we confirmed that the contribution of the charges trapping caused by grain boundaries of C_{60} was not dominant in our devices (see Fig. S1 for the AFM images, Supporting Information). Notably, under the same experimental conditions, the change in the transfer curves for the device without CYTOP was small and not reproducible (see Fig. S2 for the transfer curves, Supporting Information). The large shift in ΔV_{th} observed for the memory transistors is thus due to the presence of CYTOP. The function of CYTOP might be similar to that of P α MS demonstrated by Baeg *et al.* (charge trapping in the P α MS bulk or at the interface of P α MS is proposed to be responsible for the memory effect [15,24]). Kalb *et al.* reported that there was no change in transfer curves for a transistor with a ITO/CYTOP/pentacene/Au structure even after application of gate bias stress for 2 h at $V_G = \pm 70$ V [36]. If slow dipole polarization or charge trapping in the CYTOP bulk takes place, a hysteresis of the transfer curves should be observed in the reported device. Jang *et al.* [33] demonstrated

that there is no hysteresis in transfer characteristics of a Si/CYTOP/C₆₀/Au transistor, i.e., no charge trapping occurs at the CYTOP/C₆₀ interface. Thus, we assume that the charge trapping at the CYTOP/SiO₂ interface is convincingly attributed to the memory effect.

This mechanism is valid only if electrons can be injected from C₆₀ to CYTOP and they reach the CYTOP/SiO₂ interface. To obtain the evidence for electron injection into CYTOP, the current density–voltage (J – V) characteristics of the ITO (150 nm) bottom anode/C₆₀ (50 nm)/CYTOP (10 nm)/C₆₀ (50 nm)/Al (70 nm) top cathode device were measured and compared with the device without CYTOP. As shown in Fig. 4, a current flows through the multilayer devices, i.e., electrons can pass through the 10-nm-thick CYTOP layer. The memory effect due to the charge trapping at the CYTOP/SiO₂ interface was also confirmed by analyzing the capacitance-voltage (C – V) curves of the metal-insulator-semiconductor capacitor (see Fig. S3 for the C – V curve, Supporting Information). The clear hysteresis in the C – V curves was observed and the shift direction of the C – V curves in the MIS capacitor was consistent with that of I_D – V_G curves of the respective memory transistor. The origin of the electron trapping site at the CYTOP/SiO₂ interface is not clearly understood yet. However, if no SiO₂ is used, such trapped electrons may be released very fast and neutralized at the gate electrode because the use of SiO₂ can reduce I_G . The presence of the double insulating layers of CYTOP and SiO₂ is indispensable to obtain the memory effect.

Based on these results, the proposed operation mechanism of the memory transistors is presented in Fig. 5. When a positive pulse is applied to the Si⁺⁺ gate electrode, electrons are injected from Al through C₆₀ and CYTOP and then trapped at the CYTOP/SiO₂ interface (Fig. 5a). This causes the depletion of intrinsic carriers in the

C_{60} channel, thus inducing the shift in V_{th} to a positive value. In contrast, the trapped electrons are removed from the interface under a negative gate pulse voltage. Consequently, the memory transistor reverts to the initial condition (Fig. 5b). The trap site at the interface between the CYTOP and SiO_2 insulators behaves as like a floating gate.

Figures 6a and 6b show the dependence of V_{th} , μ , and ΔV_{th} on the gate pulse voltages. These results are obtained from the changes in the transfer curves of the memory transistors at various gate pulse voltages (Fig. S4 in Supporting Information). During programming, V_{th} remained constant up to 30 V and then increased beyond 40 V. The shift in V_{th} nearly saturated at the gate pulse voltages higher than 50 V, presumably because all trap sites at the interface are filled with electrons. Meanwhile, during erasing, V_{th} gradually decreased with the increase in the negative voltage. Since the application of the negative voltage of -45 V causes complete removal of the trapped electrons from the interface, V_{th} reverts to its initial value. The estimated μ of the transistors remained almost constant upon the application of these gate pulse voltages.

From Fig. 6a, the programming/erasing operation can be completed by 50/ -45 V, respectively. These values are about 50 V lower than those reported for polymer-based devices [24–26] and also 30 V lower than those of memory transistors fabricated using Au NPs [21,22]. We suggest that the switching voltages can be further reduced by using a thinner SiO_2 layer or by replacing the insulating layer with a high-k dielectric.

The total number of trapped electrons at the interface can be estimated by using the equation:

$$\Delta N = \frac{C_i \Delta V_{th}}{e}, \quad (2)$$

where e is the elementary charge. The value of ΔN is calculated to be $3.1 \times 10^{12} \text{ cm}^{-2}$. This ΔN is equal to that for an Au NP floating gate in the memory transistors [22].

The changes in the ΔV_{th} of the memory transistors as a function of pulse width were investigated and shown in Fig. 7. The devices were programmed/erased by applying the optimized gate pulse voltages of 50 and -45 V, respectively, for different applied time while the source-drain electrodes were grounded. At the programming stage, ΔV_{th} was unchanged up to 1 ms and then increased beyond 0.05 s. The pulse duration of 0.1 s is the critical time to reach maximum ΔV_{th} . On the other hand, at the erasing stage, ΔV_{th} gradually decreased with the increase of the applied time. A slightly shorter pulse width of 0.09 s can erase the memory window.

In our devices, electrons must pass through the CYTOP layer. Therefore, the thickness of the CYTOP film is a key factor for the device performance. To address this, we fabricated and evaluated the memory transistors with the different thickness of the CYTOP layer. The gate pulse voltages of 50 and -45 V were utilized to program and erase the devices. As shown in Fig. 8a, the ΔV_{th} strongly decreased with increasing the thickness of the CYTOP layer. The memory effect was clearly observed with the CYTOP thickness smaller than 30 nm. This is because the electron injection can take place in the case of the smaller CYTOP thickness. When using the CYTOP thickness larger than 50 nm, the ΔV_{th} did not change because it is very difficult to inject electrons across the thick CYTOP layer.

Figure 8b shows the dependence of ΔV_{th} on the calculated electric fields, which were calculated by simply dividing the gate voltages (50 and -45 V) by the total thickness of the layers of C_{60} , SiO_2 and CYTOP. Figure 8b indicates that the applied

electric fields of 4.5 and 4.1 MVcm⁻¹ are required to program and erase the memory transistors to obtain the ΔV_{th} of 10 V.

In order to demonstrate the long-term stability of the memory transistors, the retention time measurement was conducted. The memory transistors were programmed/erased by applying the gate pulse voltages of 50/−45 V, and then I_D under the programmed and erased states was continuously measured for 10⁵ s at a V_D of 4 V and a V_G of 5 V (Fig. 9). The logical values of “1” and “0” are defined by the low and high I_D states, respectively. The initial memory on/off ratio was $\sim 10^5$, which was equal to that of the P α MS-based device [24]. In our devices, the CYTOP and SiO₂ insulators prevent detrapping of electrons stored at the interface. As the result, the memory on/off ratio remained 6.2×10^4 even after 10⁵ s, which is one of the largest values ever reported [13,17–19,24–26]. The obtained large memory on/off ratio enables the “1” and “0” values to be clearly distinguished in the reading circuit. Moreover, it is interesting to note that the reading voltages of our devices are much lower than those of the reported organic memory transistors [21, 22, 24–26] and consistent with the transistor-transistor logic (TTL) level (5 V).

4. Conclusions

In summary, we have demonstrated low-working-voltage and long-lifetime *n*-type memory transistors based on C₆₀ and CYTOP. The transistors showed very good *n*-type performance with a V_{th} of 2.8 V and a μ of 0.4 cm² V⁻¹ s⁻¹, respectively. The I_D of the transistors was modulated by trapping/detrapping of electrons at the CYTOP/SiO₂ interface (a floating-gate-like memory effect). The required program/erase voltages

were 50/−45 V, which resulted in a large ΔV_{th} of 10 V. An on/off ratio of 10^5 was obtained at a V_D of 4 V and a V_G of 5 V. The memory transistors showed very long retention time characteristics with a retention time longer than 10^5 s. The reading voltages were adaptable to the available TTL level. From the experimental results, we suggest that C_{60} can be substituted for the conventional pentacene semiconductor for memory transistor fabrication. The memory transistors based on C_{60} and CYTOP have a variety of applications such as nonvolatile memories, controllable V_{th} transistors for organic integrated circuit manufacturing [37], and combination with the p -type memory transistors to build tunable complementary inverter circuits [38].

Acknowledgement

The authors thank Prof. Heisuke Sakai (Waseda University) for fruitful discussion. This work was partially supported by a Grant-in-Aid (Grant No. 20241034) and Scientific Research on Innovative Areas “pi-Space” (Grant No. 20108012) from the Ministry of Education, Culture, Sports, Science, and Technology, Japan. D. T. T. gratefully acknowledges financial support by a 322 Scholarship (doctoral course) of the Vietnamese Government.

References

- [1] J. Yang, W. Chen, B. Yu, H. Wang, D. Yan, *Org. Electron.* 13 (2012) 1018.
- [2] S. R. Cowan, W. L. Leong, N. Banerji, G. Dennler, A. J. Heeger, *Adv. Funct. Mater.* 21 (2011) 3083.
- [3] T. Matsushima, G.-H. Jin, Y. Kanai, T. Yokota, S. Kitada, T. Kishi, H. Murata, *Org. Electron.* 12 (2011) 520.
- [4] J. S. Swensen, E. Polikarpov, A. V. Ruden, L. Wang, L. S. Sapochak, A. B. Padmaperuma, *Adv. Funct. Mater.* 21 (2011) 3250.
- [5] H. Sakai, K. Konno, H. Murata, *Appl. Phys. Lett.* 94 (2009) 073304.
- [6] T. Q. Trung, N. T. Tien, Y. G. Seol, N.-E. Lee, *Org. Electron.* 13 (2012) 533.
- [7] B. Crone, A. Dodabalapur, Y.-Y. Lin, R. W. Filas, Z. Bao, A. LaDuca, R. Sarpeshkar, H. E. Katz, W. Li, *Nature (London)* 403 (2000) 521.
- [8] E. C. P. Smits, S. G. J. Mathijssen, P. A. van Hal, S. Setayesh, T. C. T. Geuns, K. A. H. A. Mutsaers, E. Cantatore, H. J. Wondergem, O. Werzer, R. Resel, M. Kemerink, S. Kirchmeyer, A. M. Muzafa, S. A. Ponomarenko, B. de Boer, P. W. M. Blom, D. M. de Leeuw, *Nature (London)* 455 (2008) 956.
- [9] T. Someya, A. Dodabalapur, J. Huang, K. C. See, H. E. Katz, *Adv. Mater.* 22 (2010) 3799.
- [10] M. C. Barr, J. A. Rowehl, R. R. Lunt, J. Xu, A. Wang, C. M. Boyce, S. G. Im, V. Bulović, K. K. Gleason, *Adv. Mater.* 23 (2011) 3500.
- [11] M. F. Mabrook, Y. Yun, C. P. Pearson, D. A. Zeze, M. C. Petty, *IEEE Electro. Dev. Lett.* 6 (2009) 632.
- [12] T. T. Dao, T. V. Tran, K. Higashimine, H. Okada, D. Mott, S. Maenosono, H. Murata, *Appl. Phys. Lett.* 99 (2011) 233303.

- [13] R. H. Kim, S. J. Kang, I. Bae, Y. S. Choi, Y. J. Park, *Org. Electron.* 13 (2012) 491.
- [14] G. Gelinck, P. Heremans, K. Nomoto, T. D. Anthopoulos, *Adv. Mater.* 22 (2010) 3778.
- [15] P. Heremans, G. H. Gelinck, R. Müller, K.-J. Baeg, D.-Y. Kim, Y.-Y. Noh, *Chem. Mater.* 23 (2011) 341.
- [16] K. Mynya, S. Steudela, P. Vicca, M. J. Beenhakkersd, N. A. J. M. van Aerled, G. H. Gelincke, J. Genoea, W. Dehaenea, P. Heremans, *Solid-State Electron.* 53 (2009) 1220.
- [17] W.-H. Kim, J.-H. Bae, M.-H. Kim, C.-M. Keum, J. Park, S.-D. Lee, *J. Appl. Phys.* 109 (2011) 024508.
- [18] S.-M. Yoon, S. Yang, C. Byun, S.-H. K. Park, D.-H. Cho, S.-W. Jung, O.-S. Kwon, C.-S. Hwang, *Adv. Funct. Mater.* 20 (2010) 221.
- [19] T. Sekitani, T. Yokota, U. Zschieschang, H. Klauk, S. Bauser, K. Takeuchi, M. Takamiya, T. Sakurai, T. Someya, *Science* 326 (2009) 1516.
- [20] Z. C. Liu, F. L. Xue, Y. Su, Y. M. Lvov, K. Varahramyan, *IEEE Trans. Nanotechnology* 5 (2006) 379.
- [21] S.-J. Kim, Y.-S. Park, S.-H. Lyu, J.-S. Lee, *Appl. Phys. Lett.* 96 (2010) 033302.
- [22] K.-J. Baeg, Y.-Y. Nod, H. Sirringhaus, D.-Y. Kim, *Adv. Funct. Mater.* 20 (2010) 224.
- [23] G. Gelinck, *Nature (London)* 445 (2007) 268.
- [24] K. J. Baeg, Y. Y. Nod, J. Ghim, S. J. Kang, H. Lee, D. Y. Kim, *Adv. Mater.* 18 (2006) 3179.
- [25] Y. Guo, C.-A. Di, S. Ye, X. Sun, J. Zheng, Y. Wen, W. Wu, G. Yu, Y. Liu, *Adv. Mater.* 12 (2009) 1954.

- [26] C. Feng, T. Mei, X. Hu, N. Pavel, *Org. Electron.* 11 (2010) 1713.
- [27] S. Takebayashi, S. Abe, K. Saiki, K. Ueno, *Appl. Phys. Lett.* 94 (2009) 083305.
- [28] M. Kitamura, Y. Kuzumoto, S. Aomori, M. Kamura, J. H. Na, Y. Arakawa, *Appl. Phys. Lett.* 94 (2009) 083310.
- [29] Y. Kinoshita, T. Hasobe, H. Murata, *Jpn. J. Appl. Phys.* 47 (2008) 1234.
- [30] D. Datta, S. Kumar, *J. Appl. Phys.* 106 (2009) 074517.
- [31] S. M. Sze, *Physics of Semiconductor Devices*, 2nd ed., Wiley-Inter-science, New York 1981.
- [32] A. Konishi, E. Shikoh, Y. Kubozono, A. Fujiwara, *Appl. Phys. Lett.* 92 (2008) 173302.
- [33] J. Jang, J. W. Kim, N. Park, J.-J. Kim, *Org. Electron.* 9 (2008) 481.
- [34] T. D. Anthopoulos, B. Singh, N. Marjanovic, N.S. Sariciftci, A. MONTAIGNE Ramil, H. Sitter, M. Colle, D.M. de Leeuw, *Appl. Phys. Lett.* 89 (2006) 213504.
- [35] C. A. Lee, D.-W. Park, K.-D. Jung, B.-J. Kim, Y. C. Kim, J. D. Lee, B.-G. Park, *Appl. Phys. Lett.* 89 (2006) 262120.
- [36] W. L. Kalb, T. Mathis, S. Haas, A. F. Stassen, B. Batlogg, *Appl. Phys. Lett.* 90 (2007) 092104.
- [37] S. Iba, T. Sekitani, Y. Kato, T. Someya, H. Kawaguchi, M. Takamiya, T. Sakurai, S. Takagi, *Appl. Phys. Lett.* 87 (2005) 023509.
- [38] T. Yokota, T. Nakagawa, T. Sekitani, Y. Noguchi, K. Fukuda, U. Zschieschang, H. Klauk, K. Takeuchi, M. Takamiya, T. Sakurai, T. Someya, *Appl. Phys. Lett.* 98 (2011) 193302.

Figure captions

Fig. 1. (Color online) Schematic illustration of cross section (left) and optical microscope image of top view (right) of memory transistors and chemical structures of C_{60} and CYTOP.

Fig. 2. (Color online) (a) Output and (b) I_D-V_G , I_G-V_G , and $(I_D)^{0.5}-V_G$ curves of memory transistors.

Fig. 3. (Color online) (a) I_D-V_G , I_G-V_G , and (b) $(I_D)^{0.5}-V_G$ curves of memory transistors in programmed and erased states. Programming and erasing operations were performed by applying gate pulse voltages of 50 and -45 V, respectively, while source-drain electrodes were grounded.

Fig. 4. (Color online) $J-V$ curves of multilayer devices. Observation of current flow through devices suggests that electrons can pass through 10-nm-thick CYTOP layer under high electric field.

Fig. 5. (Color online) Operation model for memory transistors: (a) programming and (b) erasing processes. Top figures show schematic representations of programming/erasing operations, and bottom figures show corresponding energy diagrams. (\bullet) stands for electron. Arrows indicate directions of electron movement. E_F implies Fermi level.

Fig. 6. (Color online) Change in (a) V_{th} and μ and (b) ΔV_{th} of memory transistors as function of gate pulse voltages. Devices were programmed/erased by changing magnitude of gate pulse voltage while source-drain electrodes were grounded. Width of each pulse was about 0.1 s.

Fig. 7. (Color online) Change in ΔV_{th} of memory transistors as function of pulse width. Devices were programmed/erased by applying gate pulse voltages of 50 and -45 V, respectively, for different applied time while source-drain electrodes were grounded.

Fig. 8. (Color online) (a) CYTOP thickness dependence of ΔV_{th} . Gate pulse voltages of 50 and -45 V were used to program or erase devices while source-drain electrodes were grounded. (b) Dependence of ΔV_{th} of memory transistors on applied electric field.

Fig. 9. (Color online) Retention time characteristics of I_D in programmed and erased states. Programming/erasing processes were carried out by applying gate pulse voltages of 50 and -45 V, respectively, while source-drain electrodes were grounded. I_D was continuously measured at a V_D of 4 V and a V_G of 5 V.




Fig. 1.

Dao *et al.*

Organic Electronics




Fig. 2.

Dao *et al.*

Organic Electronics




Fig. 3.

Dao *et al.*

Organic Electronics




Fig. 4.

Dao *et al.*

Organic Electronics




Fig. 5.

Dao *et al.*

Organic Electronics




Fig. 6.

Dao *et al.*

Organic Electronics




Fig. 7.

Dao *et al.*

Organic Electronics




Fig. 8.

Dao *et al.*

Organic Electronics




Fig. 9.

Dao *et al.*

Organic Electronics

Supporting Information

Organic nonvolatile memory transistors based on fullerene and an electron-trapping polymer

Toan Thanh Dao,^{a,b} Toshinori Matsushima,^a and Hideyuki Murata^{a*}

^a*Japan Advanced Institute of Science and Technology, 1-1 Asahidai, Nomi, Ishikawa, Japan*

^b*University of Transport and Communications, Dong Da, Hanoi, Vietnam*

* Corresponding author. Tel.: +81 761 51 1531; fax: +81 761 51 1149

E-mail address: murata-h@jaist.ac.jp (H. Murata)

1. Effect of electron trapping at the grain boundaries of C₆₀ films on memory device

In order to check the charge trapping at grain boundaries of C₆₀ thin films, first we have measured AFM topographic images of C₆₀ films deposited on SiO₂ and CYTOP. As it can be seen in the Fig. S1, the grain size of C₆₀ film on SiO₂ is smaller than that of on CYTOP. This result suggests that if the electron trapping take place at the grain boundaries it should be significant in the C₆₀ film formed on SiO₂.




Fig. S1. AFM topographic images of C₆₀ film on SiO₂ (left) and CYTOP (right).

As we have demonstrated in the supporting information (Fig. S2), transfer characteristics of C₆₀ transistors formed on SiO₂ showed the electron mobility of 0.34 cm² V⁻¹ s⁻¹, which was slightly lower than that (0.4 cm² V⁻¹ s⁻¹) of the C₆₀ transistors formed on CYTOP. Also, after applying a gate pulse voltage of 50 V, there was a slight

shift in the transfer curves of the transistors. These results clearly indicate that the electron trapping by the grain boundaries and/or a hydroxyl group at the SiO₂ surface can influence to the performance of memory transistor. However, at the second measurement of the transistor without CYTOP, the shift of the transfer curves decreased and the curve almost returned to the initial position. Thus, the trapped electrons at grain boundaries are easily detrapped and do not give stable memory effect. By considering the experimental results, we conclude that the electron trapping effect due to grain boundaries could bring about memory effect but its contribution in the memory device using CYTOP is marginal.




Fig. S2. Transfer characteristics of transistors without CYTOP.

2. An evidence of electron trapping at CYTOP/SiO₂ interface

The C - V curves of the MIS capacitors were measured with an Agilent 4284A LCR meter at a V_{AC} of 0.5 V and at a low frequency of 20 Hz. The positive voltage was applied to Si $^{++}$ while the Al electrode was grounded. The capacitor area was 0.08 cm 2 . The clockwise hysteresis in the C - V curves was observed. The memory windows (ΔV_{fb} , the change of the flat-band voltage (V_{fb})) in the MIS capacitors was estimated to be 4.9 V. The shift direction

(clockwise) of the C - V curves in the MIS capacitor with the CYTOP layer is also consistent with that of I_D - V_G curves of the respective memory transistors (Fig. 3a). This is clear evidence that electrons are trapped at the interface of CYTOP/SiO $_2$. The number of trapped electrons (ΔN) at the CYTOP/SiO $_2$ interface can be estimated by the following equation:

$$\Delta N = C_i \Delta V_{fb} / e$$

where C_i is measured capacitance and e is the elementary charge. The value of ΔN is estimated to be $1.53 \times 10^{12}/\text{cm}^2$ by using a C_i of 50 nF cm $^{-2}$ and a V_{fb} of 4.9 V. It should be noted here that the limitation of bias voltage and the lower limit of frequency of our the LCR meter are 40V and 20 Hz, respectively. Whereas, in the memory transistors, the ΔV_{th} of 10 V is obtained by applying a gate voltage of DC 50 V and the ΔN




Fig. S3. Capacitance-voltage (C - V) curves of metal-insulator-semiconductor (MIS) capacitors.

estimated from the ΔV_{th} is $3.1 \times 10^{12}/\text{cm}^2$.

The response time of our memory device is ca. 100 ms to reach the saturation at 50 V (Fig. 7).

Despite we have used the low applied voltage and short pulse duration for impedance measurement, the ΔV values estimated from the two independent measurements show good agreement and the difference of the value is within a factor of two. In other words, the impedance measurement of MIS capacitor support our proposed memory mechanism based on the electron trapping at CYTOP/SiO₂ interface.




Fig. S4. The changes in the transfer curves of the memory transistors at various gate pulse voltages.

3. Effect of gate pulse voltage on the change of transfer curves of the memory transistors

The memory transistors were programmed/erased by changing the magnitude of the gate voltage pulses, while the source-drain electrodes were grounded. The width of each pulse was set at 0.1 s. (a) During programming, the transfer curves remained unchanged up to 30 V and showed a significant shift in a positive voltage direction at the voltages above 40 V. The shift in the transfer curves approximately saturated at the gate pulse

voltages larger than 50 V. (b) During erasing, the transfer curves gradually shifted in a negative voltage direction with the increase in the negative voltage and reached the initial position when the gate pulse voltages higher than -45 V were applied.